
1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT
11
SSTE32882KA1
7314/8
THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE
SSTE32882KA1
1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT
COMMERCIAL TEMPERATURE RANGE
Function Table (Each Flip Flop) with QuadCS Mode Disabled
Power
Reference Voltage
Input reference voltage for the differential data inputs, VDD/2
(0.75V) nominal.
Vdd
Register Power
Power supply voltage (Register)
Vss
Register Ground
Ground (Register)
AVdd
Analog Power
Analog supply voltage (PLL)
AVss
Analog Ground
Analog ground (PLL)
PVdd
PLL Power
Clock logic and clock output driver power supply (PLL)
PVss
PLL Ground
Clock logic and clock output driver ground (PLL)
RSVD
I/O
Reserved pins, must be left floating (PLL)
1
1.25V/1.35V/1.5V CMOS inputs use VREFCA as the switching point reference for these receivers.
2
These outputs are optimized for memory applications to drive DRAM inputs to 1.25V/1.35V/1.5V signaling levels.
3
Voltage levels according standard JESD8-11A, wide range, non terminated logic.
Inputs
Outputs1
1
Q0 means the output does not change state.
RESET
DCS0
DCS1
CK2
2
It is illegal to hold both the CK and CK inputs at static logic HIGH levels or static complementary logic levels (LOW and HIGH) when
RESET is driven HIGH.
ADDR3
3
ADDR = DA[15:0], DBA[2:0]
CMD4
4
CMD = DRAS, DCAS, DWE.
CTRL5
5
CTRL = DODTn, DCKEn.
Qn6
6
Qn = QxAn, QxRAS, QxCAS, QxWE, and QxBAn.
QxCS0
QxCS1
QxODTn
QxCKEn
HL
L
↑↓
Control
Word
Control
Word
Control
Word
Q0
HH
Q0
H
X
L or H H or L
X
Q0
HL
H
↑↓
XX
X
Follows
Input
LH
Follows
Input
Follows
Input
H
X
L
X
float
L
HH
L
↑↓
XX
X
Follows
Input
HL
Follows
Input
Follows
Input
HH
H
↑↓
X or
float
X or float
X
Q0 or
float7
7
Depending on Control Word RC0 Bit DA4. If RC0 DA4 is cleared, previous state (Q0) is maintained. Address floating is
disabled independent of control word RC0 once 3T timing is activated.
HH
Follows
Input
Follows
Input
L
X or
float
X or
float
X or
float
X or
float
X or
float
X or float
X or
float
L
Signal Group
Signal Name
Type
Description